

2022 9th International Conference on Power Electronics Systems and Applications

# Non-isolated Multiport DC/DC Converters: Applications, Challenges and Solutions

Professor Dylan Lu and Dr Hamzeh Aljarajreh

School of Electrical and Data Engineering Faculty of Engineering and IT University of Technology Sydney, Australia



## **Research Team and Acknowledgement**



Prof Dylan Lu PhD (HKPU). Head of Discipline of Electrical Power and Energy Systems, School of Electrical and Data Engineering, FEIT, UTS



Dr Hamzeh Aljarajreh PhD (University of Technology Sydney) Casual academic at the School of Electrical and Data Engineering, FEIT, UTS



Dr John Long Soon PhD (The University of Sydney). Lead Power Electronics Engineer at ION Mobility Pty. Ltd., Singapore.



Miss Tian Cheng PhD candidate at UTS on the reliability of power electronics devices and circuits



Mr Muhammad Mubashir Alam PhD candidate at UTS on control and reliability of three-port dc/dc converters



# Content









# Power Electronics is Everywhere!





# **Existing Application of Multiport Converters**







# MPC Challenge #1

Power-sharing and Cross-regulation Issues and Some Solutions

# **Problem Definition**



A Single input dual about put of yourset converter

- What are cross-regulation and powersharing issues?
- Issue does not exist in SISO converterbased MPCs
  - Different perspectives of crossregulation in non-isolated and isolated converters

**∛UTS** 

# Cross Regulation in Non-isolated SIDO Converter





**∛UTS** 

## Solution #1: Discontinuous Conduction Mode (DCM) Operation



- Each switching cycle corresponds to one output regulation
- Current reset to decouple
- High RMS current in heavy loading condition
- Increasing filtering requirement with more outputs





D. Ma, W.-H. Ki, C.-Y. Tsui, and P. Mok, "Single-inductor multiple-output switching converters with time-multiplexing control in discontinuous conduction mode," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 1, pp. 89–100, Jan 2003

# Solution #2: Pseudo DCM/CCM Operation



- Each switching cycle corresponds to one output regulation
- Current reset at a constant value
- Lower RMS current?
- Increasing filtering requirement with more outputs



D. Ma, W.-H. Ki, and C.-Y. Tsui, "A pseudo-CCM/DCM SIMO switching converter with freewheel switching," *IEEE Journal of Solid-State Circuits*, vol. 38, no. 6, pp. 1007–1014, June 2003.

# Solution #3: Slower Time-Multiplexing Method



- Each switching cycle corresponds to one output regulation (hysteretic)
- Current reset at zero inductor current
- Increasing filtering requirement with more outputs





W. Huang, J. A. A. Qahouq, and Z. Dang, "CCM–DCM Power-Multiplexed Control Scheme for Single-Inductor Multiple-Output DC–DC Power Converter With No Cross Regulation," *IEEE Transactions on Industry Applications*, vol. 53, no. 2, pp. 1219–1231, March 2017

# Solution #4: Orderly Power Distribution Control (OPDC)

- All outputs are engaged for each switching period
- All outputs are regulated through a comparator except for the last output, which is regulated through a compensated PI controller
- Variations of control methods to improve conversion efficiency and dynamic responses





H.-P. Le, C.-S. Chae, K.-C. Lee, S.-W. Wang, G.-H. Cho, and G.-H. Cho, "A single-inductor switching dc–dc converter with five outputs and ordered power-distributive control," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 12, pp. 2706–2714, 2007

# Solution #5: Current Converter Mode Operation

- Duality principle of voltage converter mode
- Constant inductor current for output regulation







X. L. Li, Z. Dong, C. K. Tse and D. D. -C. Lu, "Single-Inductor Multi-Input Multi-Output DC–DC Converter With High Flexibility and Simple Control," *in IEEE Transactions on Power Electronics*, vol. 35, no. 12, pp. 13104-13114, Dec. 2020, doi: 10.1109/TPEL.2020.2991353.

# Power Sharing Problem in MISO Converter

- Highly coupled, influencing both inputs and output
- State undetermined if the two input voltages are equal  $S_1$





# Solution #1: Common Switching Strategy

- Set up a common switching pattern (CSP)
- Use PI controller and frequency division
- Each input takes turns arbitrary in a decoupled manner
- Essentially an adaptive time-multiplexing control strategy



C. N. Onwuchekwa and A. Kwasinski, "A switching strategy for multiple-input DC-DC converters," 2011 IEEE Energy Conversion Congress and Exposition, 2011, pp. 3657-3664, doi: 10.1109/ECCE.2011.6064265.

## Solution #2: Time-multiplexed Hysteretic Control

- Slower time-multiplexing concept
- Inductor current does not reach zero but goes to the next current reference point
- Faster dynamics and less filtering requirement



M.M. Alam, D.D.-C. Lu, and Y. Siwakoti, "Time Multiplexed Hysteretic Control (TMHC) for Single-Inductor Dual-Input Single-Output (SI-DISO) DC-DC Power Converter," in *International Journal of Circuit Theory and Applications*, Vol. 50, No. 4, pp. 1235-1249, April 2022.

# Solution #3: Differential Power Processing

- Input-series and output-parallel/series structure
- DC/DC converters only process the current/power difference
- Good potential for MPC design





H. Jeong, H. Lee, Y. -C. Liu and K. A. Kim, "Review of Differential Power Processing Converter Techniques for Photovoltaic Applications," in IEEE Transactions on Energy Conversion, vol. 34, no. 1, pp. 351-360, March 2019, doi: 10.1109/TEC.2018.2876176.

### Solution #4: Current Converter Mode Operation

- Four combinations with inputseries, input-parallel, outputseries (floating) and outputparallel
- Both inputs and outputs can be independently controlled
- More switches for true outputseries configuration



X. L. Li, C. K. Tse and D. D. -C. Lu, "Synthesis of Reconfigurable and Scalable Single-Inductor Multiport Converters With No Cross Regulation," in IEEE Transactions on Power Electronics, vol. 37, no. 9, pp. 10889-10902, Sept. 2022, doi: 10.1109/TPEL.2022.3167119.

# Short Summary

- Integrated circuit approach to MPC design saves some components but complicates and compromises controllability, particularly output regulation and input power conditioning
- Time-multiplexing and time-sharing are two distinctive solutions but both have pros and cons in terms of filtering requirements, responses and controllability
- Differential power processing and current converter mode operations are alternative design options that may provide additional advantages of simple control, higher efficiency and smaller footprint



# MPC Challenge #2

Limited or Range-reduced Operation Modes

UTS CRICOS 00099F

## Single-switch Three-port DC/DC Converter

- Two cascading stages shared a single power switch
- Cost-saving design

**ÖUTS** 

 Impossible to implement all operation modes unless some working conditions are met or additional switches are inserted

		Proposed SSC	Two-stage converter				
Components	VA Rating	Model	Cost	VA Rating	Model	Cost	
MOSFET $S$	53W	IRLML2-6-TRPBF 1.2A 60V	\$0.26	20W	NDS311n 1.3A 20V	\$0.11	
MOSFET $S_2$	NA			24W	NDS311n 1.3A 20V	\$0.11	
Gate Driver	1(number)	TC1427 (two channels parallelled)	\$0.663	2(number)	TC1427 (two channels parallelled)	\$1.326	
Diode $D_1$	20W	NXP PMEG3015EJ 1.5A 30V	\$0.067	20W	NXP PMEG3015EJ 1.5A 30V	\$0.067	
Diode $D_2$	14W	NXP PMEG3010EJ 1A 30V	\$0.026	NA			
Diode $D_3$	24W	NXP PMEG3015EJ 1.5A 30V	\$0.067	NA			
Diode $D_4$	24W	NXP PMEG3010EJ 1A 30V	\$0.026	24W	NXP PMEG3010EJ 1A 30V	\$0.026	
Total cost		\$1.109			\$1.639		

TABLE III ESTIMATED COST OF THE SWITCHING COMPONENTS

The costing is based on Element14 Pty Ltd. (au.element14.com) and in AUD.



L. An and D. D. -C. Lu, "Design of a Single-Switch DC/DC Converter for a PV-Battery-Powered Pump System With PFM+PWM Control," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 2, pp. 910-921, Feb. 2015, doi: 10.1109/TIE.2014.2359414.

## Single-switch Three-port DC/DC Converter

- Either output regulation or input power conditioning (MPPT) based on duty cycle control only → Solution: PWM + PFM
- Operating range extended but more restricted than two separate SISO converters

**ÖUTS** 









L. An and D. D. -C. Lu, "Design of a Single-Switch DC/DC Converter for a PV-Battery-Powered Pump System With PFM+PWM Control," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 2, pp. 910-921, Feb. 2015, doi: 10.1109/TIE.2014.2359414.

# Other Integrated Converter Designs

- PV delivers to battery and output simultaneously
- Output voltage depends on the sum of battery and PV voltages → loose output regulation or less accurate MPPT
- Cannot achieve PV-to-load or PV-tobattery only operation mode





D. Debnath and K. Chatterjee, "Two-Stage Solar Photovoltaic-Based Stand-Alone Scheme Having Battery as Energy Storage Element for Rural Deployment," in *IEEE Transactions on Industrial Electronics*, vol. 62, no. 7, pp. 4148-4157, July 2015.

# Other Integrated Converter Designs

- Single-inductor approach
- Input  $(V_1)$  and battery  $(V_2)$  share the same semiconductors
- Two separate control loops

**ÖUTS** 

- Cannot achieve battery-to-load only mode in general
- Battery in converters (I) and (III) cannot operate when  $V_1 = 0V$
- Difficult to achieve MPP and Output regulation simultaneously



Q. Tian, G. Zhou, R. Liu, X. Zhang and M. Leng, "Topology Synthesis of a Family of Integrated Three-Port Converters for Renewable Energy System Applications," in IEEE Transactions on Industrial Electronics, vol. 68, no. 7, pp. 5833-5846, July 2021, doi: 10.1109/TIE.2020.2994864.

# Reconfigurable Structure for All Possible Modes

- Single-inductor multiple-switch approach
- All 7 operation modes possible including bi-directional output port for DC grid and DC motor applications
- Efficiency range 88% 92% (hardswitched) for all modes





### Reconfigurable Structure for All Possible Modes





T. Cheng, D.D.C. Lu, and L. Qin, "Non-Isolated Single-Inductor DC/DC Converter with Fully Reconfigurable Structure for Renewable Energy Applications," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 65, No. 3, pp. 351-355, March 2018

# **Range-extension Method**

- Single-inductor approach
- Average  $V_M = 0V$  when d = 0.5 instead of d = 0
- Combine PWM, PFM and Phase Angle Shift (PAS) to achieve output regulation (speed), MPPT and RMS current reduction (2-4% efficiency gain)



**ÖUTS** 







L. An, T. Cheng, and D.D.C. Lu, "Single-Stage Boost-Integrated Full-Bridge Converter with Simultaneous MPPT, Wide DC Motor Speed Range and Current Ripple Reduction," IEEE Transactions on Industrial Electronics, Vol. 66, No. 9, pp. 6968-6978, September 2019.

# Short Summary

- Integrated converter structure, by sharing some common components, can reduce converter cost
- Integrated converters usually suffer from limited or ranged-reduced operation modes
- Operation modes can be fully achieved by alternative converter designs
- Operation range, depending on the circuitry, can be extended by combining different modulation schemes



# MPC Challenge #3

Heavy Computational Burden and Sensor Requirement

UTS CRICOS 00099F

# **Three-Port Converters**



**ÖUTS** 

C. K. Tse, M. H. L. Chow and M. K. H. Cheung, "A family of PFC voltage regulator configurations with reduced redundant power processing," in IEEE Transactions on Power Electronics, vol. 16, no. 6, pp. 794-802, Nov 2001.



**ÖUTS** 

#### **Previous work:**

**ÖUTS** 





[1] T. Cheng, D. D. Lu, and L. Qin. Non-isolated single-inductor dc/dc converter with fully reconfigurable structure for renewable energy applications. IEEE Transactions on Circuits and Systems II: Express Briefs, 65(3):351-355, 2018. [2] D. Debnath and K. Chatterjee. Two-stage solar photovoltaic-based stand-alone scheme having battery as energy storage element for rural deployment. IEEE Transactions on Industrial Electronics, 62(7):4148{4157, Jul. 2015.

# **TPC** circuits





#### **∛UTS**

# Switching Look-up Table for Different Modes

Modes	Power	Active Components	State	Switch state		Duty condition	Eia
Widdes				ON	OFF	Duty condition	Fig
DV to DC bus	$P_{pv} = P_{DC}$	$D_1, S_1, S_2, L_1 \& C_1$	Ι	$S_{1}^{*}$	$S_2^*$	_	_
FV to DC bus			II	$S_2^*$	$S_1^*$		—
PV to battery	$P_{pv} = P_B$	All active except $S_4$	Ι	$S_1^*, S_3^{\circ}$	$S_2^*$	_	_
r v to battery			II	$S_2^*, S_3^{\circ}$	$S_1^*$		—
	$P = P_{PQ} \pm P_{P}$	All active	Ι	$S_1^*, S_4^*$	$S_2^*, S_3^*$		Fig. 5(a)
PV to DC bus and battery	I pv - I DC + I B		II	$S_1^*, S_3^*$	$S_2^*, S_4^*$	$\frac{1}{D_3} \approx \frac{V_{DC}}{V_B}$	Fig. 5(b)
I v to DC bus and battery			III	$S_2^*, S_3^*$	$S_1^*, S_4^*$		Fig. 5(c)
			IV	$S_2^*, S_4^*$	$S_1^*, S_3^*$		Fig. 5(d)
	$P_{pv} + P_B = P_{DC}$	All active	Ι	$S_1^*, S_4^*$	$S_2^*, S_3^*$		Fig. 6(a)
PV and battery to DC bus			II	$S_1^*, S_3^*$	$S_2^*, S_4^*$	$\frac{1}{D_3} \geqslant \frac{V_{DC}}{V_B}$	Fig. 6(b)
I v and battery to De bus			III	$S_2^*, S_3^*$	$S_1^*, S_4^*$		Fig. 6(c)
			IV	$S_2^*, S_4^*$	$S_1^*, S_3^*$		Fig. 6(d)
	$P_{\rm m} + P_{\rm D,c} - P_{\rm D}$	All active	Ι	$S_1^*, S_4^*$	$S_2^*, S_3^*$	$\frac{1}{D_3} \leqslant \frac{V_{DC}}{V_B}$	Fig. 7(a)
PV and DC bus to battery	I pv + I DC = I B		II	$S_1^*, S_3^*$	$S_2^*, S_4^*$		Fig. 7(b)
I v and De bus to battery		All active	III	$S_2^*, S_3^*$	$S_1^*, S_4^*$		Fig. 7(c)
			IV	$S_2^*, S_4^*$	$S_1^*, S_3^*$		Fig. 7(d)
battery to DC bus	$P_B = P_{DC}$	$S_3, S_4, L_2, C_1 \& C_2$	Ι	$S_{3}^{*}$	$S_4^*$	_	
ballery to be bus			II	$S_4^*$	$S_{3}^{*}$		_
DC bus to battery	$P_{DC} = P_B$	$S_3, S_4, L_2, C_1 \& C_2$	Ι	$S_{3}^{*}$	$S_4^*$	_	_
DC bus to battery			II	$S_4^*$	$S_{3}^{*}$		

\* Switch operates in PWM ° Switch is fully ON


#### No PV power condition







H. Aljarajreh, D. D. -C. Lu, Y. P. Siwakoti, R. P. Aguilera and C. K. Tse, "A Method of Seamless Transitions Between Different Operating Modes for Three-Port DC-DC Converters," in *IEEE Access*, vol. 9, pp. 59184-59195, 2021, doi: 10.1109/ACCESS.2021.3073948.

#### Proposed Method:

- Smooth transition
- No obvious Overshoot/undershoot
- Fast response
- 4 sensors



#### Mode 3 (PV to Battery and DC bus)









🗟 UTS

#### Flowchart of all possible modes and conditions





#### **Control Structure**

#### **Buck converter**



#### **Boost converter**



#### 🗟 UTS

#### **Experimental setup**





#### **Experimental Results**



<b>K</b> Stop	-[	ð		]	(
<i>i</i> <sub>PV</sub> (0.5 A/ div)	Internet	diture titur	utinan		
V <sub>out</sub> (10 V/ div)					
Shutdown		Bat to	DC		Shutdown
<i>i<sub>L</sub></i> (1 A/ div)			140049003000		
$i_b (0.5 \text{ A/ div})$					t (1 s/ div)
CH1 500mA CH2 1 CH3 1.00A CH4 5 Stop	0.0V 00mA -[	1.00s	12 2M	5kS/s 1 points ]-	CH3 ∫ 600mA <10Hz
<sub>PV</sub> (0.5 A/ div)					
V <sub>out</sub> (10 V/ div)					
PV to Bat & DC	∣ ∣j <b>E</b>	Bat to D	C	PV te	o Bat & DC
/ <sub>L</sub> (1 A/ div)		000000000000000000000000000000000000000			
<i>i<sub>b</sub></i> (0.5 A/ div)	(1111)				t (1 s/ div)
CH1 500mA CH2 10	0.0V	1.00s	12	5kS/s	
CH3 1.00A CH4 50			2M	points	



#### Fast response in ms and smooth transition



# Comparison between the proposed method and others

Reference	Modes	Delay	Overshoot	Settling time	Complex control	Selection Conditions	Modes Transition	Sensors
[60]	3	-	-	-	Mid	3	Simulation results	6
[61]	3	-	-	-	-	Not shown	Simulation results	5
[62]	3	-	-	-	$\operatorname{Mid}$	3	Simulation results	Not considered
[63]	3	-	-	-	$\operatorname{Mid}$	3	Simulation results	6
[64]	4	-	-	-	$\operatorname{Mid}$	4	Not considered	5
[65]	4	-	-	-	$\operatorname{Mid}$	3	One case only	5
[66]	4	-	-	-	-	3	Not considered	4
[51]	4	-	-	-	$\operatorname{Mid}$	3	Not considered	6
[11]	5	No	10%	$0.4 \mathrm{\ s}$	$\operatorname{High}$	5	Experimental	6
[52]	4	No	40%	$0.2 \ \mathrm{s}$	$\operatorname{Mid}$	4	Experimental	6
[14]	7	Yes	20%	$1 \mathrm{s}$	$\operatorname{High}$	4	$\operatorname{Experimental}$	5
[53]	7	Yes	No	$1 \mathrm{s}$	$\operatorname{High}$	4	$\operatorname{Experimental}$	5
[57]	4	No	50%	$0.6 \mathrm{\ s}$	$\operatorname{Mid}$	4	$\operatorname{Experimental}$	6
[58]	6	-	-	-	$\operatorname{Mid}$	3	Simulation results	5
[59]	6	Yes	-	-	Mid	4	Experimental	6
[67]	3	No	10%	$0.2 \ \mathrm{s}$	$\operatorname{Mid}$	3	Experimental	6
[68]	3	No	10%	$0.2 \mathrm{s}$	Low	2	Experimental	6
[69]	3	No	30%	$0.3 \mathrm{s}$	$\operatorname{Mid}$	3	Experimental	6
Proposed	7	No	10%	0.1 s	Low	2	Experimental	4

\* Receiving PWM signal,

**ÖUTS** 

## Short Summary

- In existing TPCs, transition between modes has an overshoot, long settling time, or a delay.
- Some existing TPCs have full control of seven modes with many switches/ less number of switches with limited control.
- Smooth and fast operation of all mode transitions in fully controlled manner



#### MPC Challenge #4

Multi-parametric Optimization and Compromises

UTS CRICOS 00099F

## Switching Look-up Table for Different Modes

Modes	les Power Active Compone		State	Switch state		Duty condition	Fig
Wodes	TOwer	Active Components	State	ON	OFF	Duty condition	rig
PV to DC bus	$P = P_{P,q}$	De Se So Le & Ce	Ι	$S_1^*$	$S_2^*$		_
I V to De bus	I pv - I DC	$D_1, S_1, S_2, L_1 \approx C_1$	II	$S_2^*$	$S_1^*$	_	_
PV to battery	$P - P_{\rm P}$	All active except S4	Ι	$S_1^*, S_3^{\circ}$	$S_2^*$	_	_
I V to battery	I pv - I B	An active except 54	II	$S_2^*$ . $S_3^\circ$	$S_{1}^{*}$		_
	$P_{\rm ru} = P_{\rm DG} + P_{\rm D}$		Ι	$S_1^*, S_4^*$	$S_2^*, S_3^*$		Fig. 5(a)
PV to DC bus and battery	I pv = I DC + I B	All active	II	$S_1^*, S_3^*$	$S_2^*, S_4^*$	$\frac{1}{2} \approx \frac{V_{DC}}{2}$	Fig. 5(b)
I V to DC bus and battery		All active	III	$S_2^*, S_3^*$	$S_1^*, S_4^*$	$\overline{D_3} \sim V_B$	Fig. 5(c)
			IV	$S_2^*, S_4^*$	$S_1^*, S_3^*$		Fig. 5(d)
	$P_{\rm m} + P_{\rm R} = P_{\rm RG}$		1	$S_1^+, S_4^+$	$S_2^+, S_3^+$		F1g. 6(a)
PV and battery to DC bus	1 pv + 1 B = 1 DC	All active	II	$S_1^*, S_3^*$	$S_2^*, S_4^*$	$1 \geq \frac{V_{DC}}{V_{DC}}$	Fig. 6(b)
I v and ballery to De bas		i ili dette	III	$S_2^*, S_3^*$	$S_1^*, S_4^*$	$D_3 \ge V_B$	Fig. 6(c)
			IV	$S_2^*, S_4^*$	$S_1^*, S_3^*$		Fig. 6(d)
	$P_{\rm rm} + P_{\rm DG} = P_{\rm D}$		Ι	$S_1^*, S_4^*$	$S_2^*, S_3^*$		Fig. 7(a)
PV and DC bus to battery	I pv + I DC = I B	All active	II	$S_1^*, S_3^*$	$S_2^*, S_4^*$	$1 < V_{DC}$	Fig. 7(b)
I v and De bus to battery		All delive	III	$S_2^*, S_3^*$	$S_1^*, S_4^*$	$D_3 \cong V_B$	Fig. 7(c)
			IV	$S_2^*, S_4^*$	$S_1^*, S_3^*$		Fig. 7(d)
battery to DC bus	$P_{\rm P} - P_{\rm P} q$	So SA Lo CA & Co	Ι	$S_{3}^{*}$	$S_4^*$	_	_
battery to De bus	IB = IDC	$B_3, B_4, B_2, C_1 \oplus C_2$	II	$S_4^*$	$S_3^*$		_
DC bus to battery	$P_{\rm DC} - P_{\rm D}$	So SA Lo CI & Co	Ι	$S_{3}^{*}$	$S_4^*$	_	_
	DC = IB = D3, D4, D2, C1 a	$D_3, D_4, D_2, O_1 \neq O_2$	II	$S_4^*$	$S_{3}^{*}$		

\* Switch operates in PWM ° Switch is fully ON



#### Example #1: Type II-IIB circuit



**₿UTS** 

# Different Switching patterns for the same Mode

**EFFICIENCY COMPARISON AT DIFFERENT DUTY CYCLES.** 

 $d_2 = 93\%$ 

151.1

 $d_2 = 100\%$ 

147.9

		$L_1 \rightarrow V_{L_1} \rightarrow V_{L_1} \rightarrow C_1 = C_1 = C_1$	$\stackrel{i_{L_1}}{\blacksquare}$	
$i_B$ $i_{C_2}$ V <sub>B</sub> C <sub>2</sub>	$i_{L_2}$ $L_2$ - $v_{L_2}$ +			

1.959 1.912 1.8524 1.7824 1.9363 (A)  $I_{pv}$  $\overline{P}_{\underline{pv}}$ 289.74 292.56 292.87 289.46 282.44  $(\mathbf{W})$ 52.989 51.741 50.914 49.424 48.081  $V_B$  (V) 2.4943 1.8703 1.457 0.712 0.04  $I_B$  (A) 35.182 1.9434  $P_B$  (W) 132.17 96.773 74.183  $V_{PV}$  $V_{DC}$  (V) 53.459 54.628 55.39 56.527 57.337 2.7294 3.3139 3.6952 4.2633 4.6687  $I_{DC}$  (A) 145.91 204.68 240.99 267.69  $P_{DC}$  (W) 181.03 5.0735  $S_1$  losses 4.5679 4.7867 4.8787 5.0308 5.8323 7.2689 6.6331 7.0274  $S_2$  losses 6.4618  $S_3$  losses 1.1671 3.1394 2.6438 1.3809 0.4 0.792 0.28  $S_4$  losses 0.172 0.148 0 Efficiency 96.01% 94.81% 95.11% 95.31% 95.38%

 $d_2 = 90\%$ 

153.18

 $d_2 = 85\%$ 

156.26

 $d_2 = 80\%$ 

158.46



Receiving PWM signal with Duty  $d_2$ 



Symbol

 $V_{pv}$  (V)

#### Example #2: Type I-III-I circuit













H. Aljarajreh, D. D. -C. Lu, Y. P. Siwakoti and C. K. Tse, "A Nonisolated Three-Port DC–DC Converter With Two Bidirectional Ports and Fewer Components," in *IEEE Transactions on Power Electronics*, vol. 37, no. 7, pp. 8207-8216, July 2022, doi: 10.1109/TPEL.2022.3146837.

#### Different switching patterns comparison

#### PV to bat and DC where all switches are active and $d_2$ varies

Symbol	$d_2 = 4.6$ us	$d_2 = 4.8$ us	$d_2 = 5 \text{ us}$	$d_2 = 5.2$ us
$V_{pv}$ (V)	150.36	149.7	148.21	146.1
$I_{pv}$ (A)	1.9428	1.9479	1.9574	1.9669
$P_{pv}$ (W)	292.12	291.6	290.1	287.36
$V_B$ (V)	54.582	53.768	52.071	49.947
$I_B$ (A)	3.2909	2.8842	2.0354	0.973
$P_B$ (W)	179.62	155.08	105.99	48.622
$V_{DC}$ (V)	52.164	52.944	54.462	56.111
$I_{DC}$ (A)	2.0822	2.472	3.2308	4.0553
$P_{DC}$ (W)	108.62	130.88	175.96	227.5
$S_1$ losses	2.0076	2.0012	1.9807	1.9636
$D_1$ losses	1.2844	1.2892	1.2945	1.298
$S_2$ losses	0.733	2.5011	4.946	7.856
$S_3$ losses	0.035	0.0924	0.218	0.411
Total losses	4.06	5.8839	8.4392	11.5286
Efficiency	98.61%	97.98%	97.09%	95.99%

Symbol	R6020ENX
$P_{pv}$ (W)	292.27
$P_B$ (W)	188.4
$P_{DC}$ (W)	100.7
$S_1$ losses	2.0387
$D_1$ losses	1.2854
$S_2$ losses	0
$S_3$ losses	0
Total losses	3.3241
Efficiency	98.86%

## Short Summary

- Each mode of operation could be obtained from different switching patterns
- In the first example, maximum efficiency could be achieved when the  $S_3$  is always ON and  $S_4$  is OFF.
- In the second example, maximum efficiency could be achieved when S<sub>1</sub> is receiving PWM signal while S<sub>2</sub> and S<sub>3</sub> are OFF.
- In contrast, it will limit the control dimension.





#### Power flow graphs



**∛UTS** 

C. K. Tse, M. H. L. Chow and M. K. H. Cheung, "A family of PFC voltage regulator configurations with reduced redundant power processing," in *IEEE Transactions on Power Electronics*, vol. 16, no. 6, pp. 794-802, Nov 2001.



🕉 UTS

#### Practical implementation configurations of Type II-II





## Example circuits of Type II-II



**∛UTS** 

All possible power flow graphs of two Type I and Type II :





Two converters are placed in appropriate paths of the power flow:







- Advantage: Single power processing
- Limitation: PV and battery to DC bus Mode



## Type I-III-IA





- Advantage: 4 Semiconductor devices
- Limitation: PV to battery Mode





- Advantage: 4 Semiconductor devices
- Limitation: PV to DC bus Mode



#### **∛UTS**



- Advantage: 4 Switches
- Limitation: PV to battery Mode



## Type I-III-ID





- Advantage: Single power processing
- Limitation: 4 Switches and 2 Diodes



Cheng, T. and Lu, D.D.C., 2017. Three-port converters with a flexible power flow for integrating PV and energy storage into a DC bus. *J. Power Electron*, *17*(6), pp.1433-1444.

A systematic topological study to derive all possible Three-Port Converters (TPCs)



**∛UTS** 

## Short Summary

- A topological study to derive all possible TPC configurations by using power flow graphs is presented.
- Power flow graphs technique produces more efficient design
- Some practical power flow configurations have been analysed and verified experimentally









#### Reliability and FT of MPCs \

How component stress translates into failure calculations

UTS CRICOS 00099F

## Lifespan Comparison



**∛UTS** 

#### Are MPCs reliable?

- Sharing of components inevitably increases voltage or current stress
- How to have a fair comparison?
- How to make MPC more reliable while reducing the component count?



#### Six Representative MPC Topologies



T. Cheng and D. D.-C. Lu, "Three-Port Converters with a Flexible Power Flow for Integrating PV and Energy Storage into a DC Bus," *Journal of Power Electronics*, vol. 17, no. 6, pp. 1433–1444, 2017. [Online]. Available: https://koreascience.or.kr/article/JAKO201734158606268.page





H. Wu, K. Sun, S. Ding, and Y. Xing, "Topology Derivation of Nonisolated Three-Port DC–DC Converters From DIC and DOC," *IEEE Transactions on Power Electronics*, vol. 28, no. 7, pp. 3297–3307, 2013. Q. Tian, G. Zhou, R. Liu, X. Zhang, and M. Leng, "Topology synthesis of a family of integrated three-port converters for renewable energy system applications," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 7, pp. 5833–5846, 2021.

C1

\_\_\_\_\_\_ 220µF

C1

220µF

>R1

{Ro}

<sup>></sup>R1

{Ro}

**∛UTS** 

#### **Reliability Assessment Tool**




#### Calculated MTTF Based on MIL-HDBK-217F





## Improving MPC Reliability

- Using more reliable devices
- Correlation between efficiency and reliability



	MTTF in 10 <sup>5</sup> hours						
Converter Topology	$PV \rightarrow load$	$PV \rightarrow battery$	Battery	$PV \rightarrow battery$	$PV \rightarrow battery$	PV (75%) and	PV (25%) and
			load	(25%) and	(75%) and	battery (25%)	battery (75%)
				load (75%)	load (25%)	$\rightarrow$ load	$\rightarrow$ load
2-stage cascaded boost converters	1.71	1.77	2.02	1.73	1.74	1.84	1.98
Parallel-connected boost-based converters	1.58	1.48	1.77	1.54	1.51	1.67	1.78
Parallel-connected boost-based converters	1.72	1.76	2.01	1.74	1.77	1.87	1.99
with a TRIAC							



#### Improving MPC Reliability

- Reduce voltage stress on key devices
- Consider less power processing





## Short Summary

- Component stress (both electrical and thermal) is the key to PEC reliability
- Reliable PEC designs should look into converter structure, soft-switching, static and active thermal management and component selection
- Reliability assessment based on standards is useful for some static comparison
- Physics-of-failure (PoF) provides a more realistic and dynamic PEC reliability assessment



## Fault-Tolerant Operations of MPCs

Developing MPCs with FT feature to increase reliability

UTS CRICOS 00099F

#### **Common Types and Causes of Fault of Devices**



#### **Power Semiconductor**

- Open-circuit fault due to bond lifting and solder fatigue
- Short-circuit fault due to excessive voltage spike, excessive current surge or over-temperature (SOA)



#### **Electrolytic Capacitor**

- Capacitance dropped and ESR increased significantly due to dry-out as water in the electrolyte evaporated
- Bulging due to overheating and overvoltage



#### Magnetics (HF inductor/transformer)

- Thermal-related failure due to designto-limit. Inductance dropped significantly
- Insulation-related wear-out due to thermal stress, moisture and dust levels. Windings short-circuited which reduces inductance further



#### PEC Failure due to Component Failure

- Effects of component failure on power electronic converter (PEC) operation
  - Power transistor
  - Power diode
  - Inductor
  - Capacitor





#### Why Fault-tolerant Operation?

- Isn't replacing the failed module(s) sufficient?
- When to replace? (e.g., difficult during flight mission) Timing
- Is continuous, uninterrupted power system operation essential?



#### **Overview of Fault-Tolerant PEC System**

- Fault diagnosis
- Fault isolation
- Fault reconfiguration
- Redundancy is a key element for fault-tolerant PEC operation



#### Fault Detection and Diagnosis

- Short-circuit fault (SCF) of S1 that causes inductor saturation and excessive peak current in the circuit
- Open-circuit fault (OCF) of S1 isolates electrically the circuit from the source
- Differential voltage across the MOSFET (Vds) and comparison with gate signal (Vs1) to distinguish between normal and fault conditions



#### **Fault Isolation Devices**





Circuit Breaker

https://au.rs-online.com/web/p/electronic-circuitbreakers/7681079 Fuses



**Power Transistors** 



#### Fault Isolation – Power Transistor

- Fuse cannot isolate switch fault in some converter topologies
- Power transistor provides both fault isolation and reverse-current blocking functions



Fuse unable to protect the circuit even it is blown



A boost converter with a PMOS to protect the circuit



#### Fault Reconfiguration on Two-level PEC

• Redundancy can also be implemented on circuit level to save space and cost





Two PECs, which form a FT converter, share the diode, inductor and output capacitor

D1-



#### Fault Reconfiguration on Two-level PEC

- Fuse-MOSFET pair used
- SCF translates to OCF

**ÖUTS** 

• Integrated boost, buck and buck-boost converter, i.e. voltage step-up and step-up conversion



#### Fault Reconfiguration on Two-level PEC

- Isolated fault-tolerant operation
- Single-ended converter topology such as flyback converter







#### **Experimental Verification**







#### **∛UTS**

#### Fault Reconfiguration on Multi-level PEC

- TR is ON during normal operating condition; PV1 and PV2 have individual MPPTs
- TR is OFF when one of the switches is at a fault (OCF); PV1 and PV2 run in series and PV performance is degraded due to power mismatch





## Short Summary

- Fault-tolerant (FT) operation of PEC is required in some applications where continuous power supply is critical to successful mission
- Fault-detection, fault-isolation and fault-reconfiguration form the three core steps in achieving fault-tolerant operation of PEC
- FT PEC improves overall reliability of the power electronic system
- FT design can be achieved via new circuitry or module redundancy approach



# Current and Future Research on Reliability of MPCs

#### **Concluding Remarks**

- Multiport converters (MPCs) have great potential to provide cost-effective, efficient and compact power electronics solutions to various (and emerging) applications.
- Challenges of MPCs include strong coupling among ports, reduced degrees of control freedom and operation modes, control complexity and compromise, and reliability, which require a holistic investigation and comprehensive analysis, leading to innovative ideas and designs.
- Converter derivation tools such as power flow graphs facilitate the MPC design process systematically, taking into account different operation and control criteria.
- Fault-tolerant operation of MPCs is important to extend the lifetime of the power system and minimize the incidents (and consequences) due to failure of power converters.

#### Potential Research Topics for MPCs

- Multidisciplinary reliability assessment (microelectronics, electrical engineering, mechanical engineering and chemical engineering). Examples are vibration and humility.
- More reliable MPCs while offering cost-effectiveness, compactness and highly efficient power conversion
- Automated converter and control design process with expert input
- Smart diagnosis, communication and control with the integrated fault-tolerant operation

#### Any Questions?

**Dylan D.-C. Lu** | Professor School of Electrical and Data Engineering Faculty of Engineering & IT

THE UNIVERSITY OF TECHNOLOGY SYDNEY CB11.09.123 | Ultimo | NSW | 2007 T +61 2 9514 2674 E dylan.lu@uts.edu.au W https://profiles.uts.edu.au/dylan.lu

